oneAPI DevSummit at IWOCL 2021

April 26, 2021

Join us for the first 2021 oneAPI Developer Summit at IWOCL focused on oneAPI and Data Parallel C++ for accelerated computing across xPU architectures (CPU, GPU, FPGA, and other accelerators). In this one-day virtual conference, you will hear from industry and academia speakers working on innovative cross-platform, multi-vendor architecture solutions developed on oneAPI. Learn from fellow developers and connect with other innovators. Please join us, a self-sustained, vibrant community to support each other using oneAPI and Data Parallel C++.

This event took place on April 26th, 2021.

Agenda

Schedule: April 26th

Schedule: April 26th

10:00 - 10:10

Presenting
Sujata Tibrewala
×

Sujata Tibrewala

Sujata Tibrewala is oneAPI Worldwide Developer Community manager at Intel who defines programs to enable developer community to use oneAPI. She is a co-chair for IEEE Edge Automation Platform Roadmap and is a frequent presenter at various IEEE and industry conferences. She has held positions of Director at Silicon Valley Engineering Council and TSC chair for Documentation Akraino. She is also a self taught artist who has exhibited at various venues in US and India including University of Illinois Chicago, Life Force Arts Center, Lalit Kala Academy etc.

10:10 – 10:50 AM CET VENDOR UPDATE

SYCL 2021 Vendor Update

VENDOR UPDATE SYCL 2021 Vendor Update Join us to hear the latest and greatest on SYCL support status and plans to learn about the latest on DPC++, SYCL, ComputeCpp, DPC++ for NVIDIA GPUs and hipSYCL. Hear the latest the following SYCL experts: Andrew Richards will cover DPC++ for NVIDIA GPUs and ComputeCpp; Ronan Keryell from Xilinx will speak on Khronos SYCL SPEC; James Reinders from…
WATCH
Presenting
Ronan Keryell
×
Ronan Keryell

Ronan Keryell

Ronan Keryell is principal software engineer at Xilinx Research Labs. He works on SYCL C++-based programming models for heterogeneous system like FPGA and CGRA. He is the specification editor of the SYCL standard, member of the SYCL, SPIR & OpenCL standard committees from Khronos Group & ISO C++ committee. Ronan Keryell received his MSc in Electrical Engineering and PhD in Computer Science in 1992 from École Normale Supérieure of Paris & University of Paris Sud (France), on the design of a massively parallel RISC-based VLIW-SIMD graphics computer and its programming environment.

Aksel Alpay
×
Aksel Alpay

Aksel Alpay

Aksel Alpay is a researcher and software engineer from Heidelberg University, where he works on high performance computing topics. In particular, he is the creator and lead developer of the hipSYCL SYCL implementation, and also engages within the Khronos SYCL working group to advance the language.

Peter Žužek
×

Peter Žužek

Peter is a Senior Software Engineer at Codeplay where he has worked on the ComputeCpp runtime and is now the Team Lead of the SYCL-ECO team responsible for maintaining ComputeCpp and providing support for customer and open-source SYCL projects. He has also contributed to the SYCL 1.2.1 and SYCL 2020 specifications and continues to be involved in the SYCL Working Group in Khronos.

Steffen Larsen
×

Steffen Larsen

Staff Software Engineer at Codeplay, Steffen has been working on DPC++ for CUDA since early in its development. With SYCL 2020 released and interest for SYCL on the rise, Steffen and his team at Codeplay are working to bring SYCL 2020 feature support to DPC++ for CUDA as they are implemented in DPC++

Igor Vorobtsov
×

Igor Vorobtsov

Igor Vorobtsov has more than 15 years of experience in the areas of C/C++ and Fortran compilers, application tuning and developer support. Igor got a Master of Science degree in Applied Mathematics. Since joining Intel in 2008, Igor has worked as a Technical Consulting Engineer supporting software developers throughout EMEA region. Igor has a broad array of application experience, including enterprise applications and high performance computing environments.

10:50 – 11:20 AM CET DEVCLOUD UPDATE

Developer tools to get you started on oneAPI

DEV CLOUD UPDATE Developer tools to get you started on oneAPI oneAPI compilers, programming tools, and performance libraries enable application development across XPUs free of the economic and technical challenges of heterogeneous parallelism. The Intel® DevCloud for oneAPI provides a sandbox to develop cross-architecture applications using the Intel® oneAPI Toolkits and Intel CPUs, GPUs, and FPGAs. DevCloud access is free for 120 days with extensions…
WATCH
Presenting
Henry A Gabb
×
Henry Gabb

Henry A Gabb

Henry A. Gabb is a Senior Principal Engineer in Software and Advanced Technology Group at Intel. Much of his career has been spent promoting the value of parallel computing, now focusing on oneAPI for heterogeneous parallelism. He is the editor of The Parallel Universe, Intel’s quarterly magazine for software innovation.

11:20 – 12:50 AM CET HANDS-ON SESSION

Application optimization with Cache-aware Roofline Model and Intel oneAPI tools

HANDS-ON SESSION Application optimization with Cache-aware Roofline Model and Intel oneAPI tools In this tutorial, we will introduce the Cache-aware Roofline Model (CARM) and expose its basic principles when modelling the performance upper-bounds of Intel CPU and GPU devices. We will also showcase CARM implementation in Intel® Advisor and demonstrate how we can use it to drive the application optimization. For this purpose, we will…
WATCH
Presenting
Aleksandar Ilic
×
Aleksandar Ilic

Aleksandar Ilic

Aleksandar Ilic is an Assistant Professor at the Instituto Superior Técnico (IST), Universidade de Lisboa, and a Senior Researcher of the INESC-ID, Portugal. He contributed to more than 50 scientific publications. His research interests include high-performance and energy-efficient computing and modeling of heterogeneous systems.

Diogo Marques
×
Diogo Marques

Diogo Marques

Diogo Marques is a member of the HPCAS group at Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID). His research interests include the modeling of multi-core and heterogeneous systems. His work contributed to improve the accuracy of Cache-aware Roofline Model, by proposing the memory metrics and scaled roofs presented in Intel Advisor.

Rafael Campos
×

Rafael Campos

Rafael Campos is a young researcher at Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID), as part of the HPCAS group. His main interests are performance modeling of heterogeneous systems, with focus on performance optimization of bioinformatics applications and roofline modeling of high-performance heterogeneous CPU/GPU systems.

12:50 – 1:10 PM CET LUNCH

1:10 – 1:40 PM CET TECH TALK

AI > A Deep Dive into a Deep Learning Library for the A64FX Fugaku CPU – Meet the Developer

TECH TALK AI > A Deep Dive into a Deep Learning Library for the A64FX Fugaku CPU – Meet the Developer Kentaro Kawakami will share the development story to get oneAPI oneDNN on Arm for the A64FX Fugaku CPU. Fujitsu managed to make full use of Arm SVE architecture, and succeeded in improving performance by 9.2 times in training and 7.8 times in inference. Using…
WATCH
Presenting
Kentaro Kawakami
×
Kentaro Kawakami

Kentaro Kawakami

Kentaro Kawakami is the Senior Researcher at Platform Innovation project, Fujitsu Laboratories Ltd. He joined Fujitsu Laboratories in 2007. He has been involved in R&D of image codec LSIs and wireless sensor nodes, and is currently engaged in R&D of AI software for Arm HPC. His department is involved in researching and developing techniques to accelerate deep learning (DL) processes on Fugaku, PRIMEHPC FX1000/700 and GPU-based supercomputers. His GitHub account name is “kawakami-k”. Kawakami-san lives in Japan and loves cats.

1:40 – 2:10 AM CET LIGHTNING TALK

Great Cross-Architecture Challenge Application Showcase

LIGHTNING TALK Great Cross-Architecture Challenge Application Showcase The Great Cross-Architecture Challenge was a 14-week contest intended for both professional and student software developers interested in developing cross-architecture applications using oneAPI. Participants were challenged to be the next “oneAPI hero” by either porting an existing C/C++ or CUDA application using the Intel(r) DPC++ Compatibility Tool or creating an entirely new oneAPI application. As part of the…
WATCH
Presenting
Andrew Pastrello
×

Andrew Pastrello

Andrew Pastrello is a PhD student at UNSW Sydney and a nuclear engineer at the Australian Nuclear Science and Technology Organisation. His research is in performance portable Monte Carlo neutron transport algorithms, and he is interested in programming new computer architectures.

Zhen Ju
×

Zhen Ju

Zhen Ju gets his master’s degree from the University of the Chinese Academy of Sciences(UCAS) in 2016, and now is a Ph.D. candidate at UCAS, and he is major in computer science. Zhen Ju research in the fields of high-performance computing and heterogeneous acceleration. He has experience in accelerate codes on heterogeneous devices. He has developed an application that can remove redundancy sequences from biological sequences by CUDA and migrated it to One API.

Eugenio Marinelli
×

Eugenio Marinelli

Eugenio Marinelli is currently a Ph.D. student in the Data Science Department at EURECOM in Sophia Antipolis (France). He received its master’s degree in Computer Engineering from the Politecnico di Torino in April 2021. His research interests include hardware acceleration for DNA data storage and HPC. 

2:10 – 2:40 PM CET KEYNOTE

SYCL 2020 in hipSYCL: DPC++ features on AMD GPUs, NVIDIA GPUs and CPUs

KEYNOTE SYCL 2020 in hipSYCL: DPC++ features on AMD GPUs, NVIDIA GPUs and CPUs HipSYCL is one of the four major SYCL implementations, with a particular focus on and aggregating hardware support for multivendor hardware provided by those toolchains within one single framework. Recently, hipSYCL has also started adopting DPC++/SYCL 2020 features such as unified shared memory, reductions and more in order to increase portability…
WATCH
Presenting
Aksel Alpay
×
Aksel Alpay

Aksel Alpay

Aksel Alpay is a researcher and software engineer from Heidelberg University, where he works on high performance computing topics. In particular, he is the creator and lead developer of the hipSYCL SYCL implementation, and also engages within the Khronos SYCL working group to advance the language.

2:40 - 3:00 PM CET LIGHTNING TALK

Bringing SYCL to Super Computers with Celerity

TECH TALK Bringing SYCL to Super Computers with Celerity In the face of ever-slowing single-thread performance growth for CPUs, the scientific and engineering communities increasingly turn to accelerator parallelization to tackle growing application workloads. Existing means of targeting distributed memory accelerator clusters impose severe programmability barriers and maintenance burdens. The Celerity programming environment seeks to enable developers to scale C++ applications to accelerator clusters with…
WATCH
Presenting
Biagio Cosenza
×
Biagio Cosenza

Biagio Cosenza

Biagio Cosenza is an AIM Assistant Professor at the Department of Computer Science, University of Salerno, Italy and associated with TU Berlin, leading the DFG project CELERITY. He was a Postdoctoral Researcher at the University of Innsbruck, Austria, received his Ph.D. from the University of Salerno in 2011, while visiting HLRS and the University of Stuttgart. He has been recipient of several grants and scholarships (HPC-Europa2, HPC-Europa++, DAAD, ISCRA) and authored more than 40 publications. He is currently a member of the Khronos SYCL working group and unit leader for the EuroHPC project LIGATE.

3:00 – 3:10 PM CET BREAK

3:10 - 3:30 PM CET LIGHTNING TALK

Great Cross-Architecture Challenge Application Showcase

LIGHTNING TALK Great Cross-Architecture Challenge Application Showcase The Great Cross-Architecture Challenge was a 14-week contest intended for both professional and student software developers interested in developing cross-architecture applications using oneAPI. Participants were challenged to be the next “oneAPI hero” by either porting an existing C/C++ or CUDA application using the Intel(r) DPC++ Compatibility Tool or creating an entirely new oneAPI application. As part of the…
WATCH
Presenting
Ricardo Nobre
×

Ricardo Nobre

Ricardo Nobre received the Ph.D. degree in Informatics Engineering from Faculdade de Engenharia da Universidade do Porto (FEUP), Porto, Portugal, in 2017. He is currently a Researcher at Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID), Lisbon, Portugal. His interests include high-performance computing, compilers, parallel programming and machine learning. He has contributed close to 20 papers in international journals and conferences.

Rafael Campos
×

Rafael Campos

Rafael Campos is a young researcher at Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID), as part of the HPCAS group. His main interests are performance modeling of heterogeneous systems, with focus on performance optimization of bioinformatics applications and roofline modeling of high-performance heterogeneous CPU/GPU systems.

3:30 – 4:00 PM CET TECH TALK

It’s Acceleration but Faster! A Business Perspective on FPGA Development.

TECH TALK It’s Acceleration but Faster! A Business Perspective on FPGA Development. The talk will explore the balance between time-to-market and performance optimization of FPGA application developments. Informed by Creative Solutions Space Ltd (CSS)’s journey from RTL to OpenCL to Intel’s OneAPI platform, the discussion focusses on real world examples and the advantages of using agile approaches to FPGA development.Creative Solutions Space Ltd (CSS)’s goal…
WATCH
Presenting
David James
×
David James

David James

Dave leads CSS. He has substantial expertise in systems engineering and technology together with wide project and general management experience leading to a number of world firsts. He has a passion for team working, high expectations and superior performance. He is also a co-founder and Chairman of Porous Liquid Technologies Ltd.

4:00 – 4:30 PM CET TECH TALK

Migrating and tuning a CUDA-based stencil computation to DPC++

TECH TALK Migrating and tuning a CUDA-based stencil computation to DPC++​ Reverse Time Migration takes advantage of the finite-difference method (FD) to perform the numerical approximations for the acoustic wave equation. Stencil computation applied to this numerical method represents a computational bottleneck when developing RTM applications, and therefore needs to be optimized to guarantee timely results and efficiency when allocating resources for hydrocarbon exploration. This…
WATCH
Presenting
Clícia S. Pinto
×
Clícia S. Pinto

Clícia S. Pinto

Clícia S. Pinto is a Senior Performance Engineer at the Supercomputing Center for Industrial Innovation of SENAI CIMATEC focusing on algorithm development for scientific computing and code optimization, applied to industry and academia. She holds a Ph.D. in Computer Science from Federal University of Bahia and her primary research interests include High-Performance Computing and Data-intensive Computing.​

4:30 - 4:45 PM CET BREAK

4:45 - 5:15 PM CET TECH TALK

Comparative Analysis of Intel HLS Design Tools on a Case Study in Neuromorphic

TECH TALK Comparative Analysis of Intel HLS Design Tools on a Case Study in Neuromorphic​ Academic computing clusters and cloud-based systems, such as Amazon Web Services and Google Cloud, have been integrating high-end FPGAs for high-performance computing (HPC) into their ecosystems, increasing the availability of FPGAs to a broader community. On these platforms, high-level synthesis (HLS) tools are featured to enable developers to describe FPGA…
WATCH
Presenting
Luke Kljucaric
×
Luke Kljucaric

Luke Kljucaric

I am a PhD student (predoctoral fellow) in computer and electrical engineering at the University of Pittsburgh and a lead student in the HPC group at SHREC. I have been focusing on FPGA and HPC research in the NSF Center for Space, High-Performance, and Resilient Computing (SHREC) to better understand the capabilities of current FPGA design tools, with a specific emphasis on high-level design. The target application of my research is accelerated machine learning, which includes algorithms such as CNNs and neuromorphic-classification algorithms studied on CPUs, GPUs, TPUs, VPUs, and FPGAs.

5:15 - 5:45 PM CET TECH TALK

TAU Performance System

TECH TALK TAU Performance System​ The TAU Performance System® [http://tau.uoregon.edu] supports profiling and tracing of programs written using the Intel OneAPI. Intel OneAPI provides two interfaces for programming – OpenCL and DPC++/SYCL for CPUs, GPUs, and other devices. TAU has been tested on Intel Gen12 GPUs now available in Intel TigerLake CPUs and DG1 cards using the Intel BaseKit and HPCToolkit software stacks from OneAPI.…
WATCH
Presenting
Prof. Sameer Shende
×
Prof. Sameer Shende

Prof. Sameer Shende

Sameer Shende serves as a Research Associate Professor and the Director of the Performance Research Laboratory at the University of Oregon and the President and Director of ParaTools, Inc. (USA) and ParaTools, SAS (France). He serves as the lead developer of the Extreme-scale Scientific Software Stack (E4S), TAU Performance System, Program Database Toolkit (PDT), and HPC Linux. His research interests include scientific software stacks, performance instrumentation, compiler optimizations, measurement, and analysis tools for HPC. He leads the SDK project for the Exascale Computing Project (ECP), in the Programming Models and Runtime (PMR) area. He serves as the General Co-Chair for ICPP 2021 and the Tech Papers Vice Chair for the SC22 conference. He received his B.Tech. in Electrical Engineering from IIT Bombay in 1991, and his M.S. and Ph.D. in Computer and Information Science from the University of Oregon in 1996 and 2001 respectively.

5:45 - 6:00 CET Closing

Closing

Developer Summit at IWOCL 2021 Conclusion
WATCH
Presenting
Sujata Tibrewala
×

Sujata Tibrewala

Sujata Tibrewala is oneAPI Worldwide Developer Community manager at Intel who defines programs to enable developer community to use oneAPI. She is a co-chair for IEEE Edge Automation Platform Roadmap and is a frequent presenter at various IEEE and industry conferences. She has held positions of Director at Silicon Valley Engineering Council and TSC chair for Documentation Akraino. She is also a self taught artist who has exhibited at various venues in US and India including University of Illinois Chicago, Life Force Arts Center, Lalit Kala Academy etc.

Pranati Tewari
×

Pranati Tewari

Pranati Tewari joined Intel in 2011. She is a Product Marketing Engineer for Intel® oneAPI Priority Support. She assists customers and sales channel with information on product configuration, SKUs, pricing, and support. She is also responsible for product marketing of Intel® Graphics Performance Analyzers (Intel® GPA) and game development tools.

 

6:00 - 7:00 PM CET Happy Hour

HAPPY HOUR

We will Open the Happy hour with a fun Jeopardy game where you can answer some easy questions about oneAPI and DPC++ to win some fun prizes and DPC++ book. Then you will be get to some creative exercises to tap into your creative genius (https://thefreethoughtproject.com/study-children-brilliant-education-dumbs-down/) led by Sarah and Sujata. They will be leading the group through a few quick and fun exercises to…
LEARN MORE
Presenting
Sujata Tibrewala
×

Sujata Tibrewala

Sujata Tibrewala is oneAPI Worldwide Developer Community manager at Intel who defines programs to enable developer community to use oneAPI. She is a co-chair for IEEE Edge Automation Platform Roadmap and is a frequent presenter at various IEEE and industry conferences. She has held positions of Director at Silicon Valley Engineering Council and TSC chair for Documentation Akraino. She is also a self taught artist who has exhibited at various venues in US and India including University of Illinois Chicago, Life Force Arts Center, Lalit Kala Academy etc.

Russ Beutler
×

Russ Beutler

Russ Beutler is an Engagement Manager for oneAPI in the Developer Ecosystem Programs Team in the Intel Architecture Graphics and Software group. Previously he was the marketing manager for Intel® persistent memory and moderncode developer programs. He has over twenty-five years’ worldwide hardware and software marketing, consulting, and IT experience – twenty-one of which are at Intel.

Sarah Moyle
×

Sarah Moyle

Sarah Moyle is a Creative Catalyst and Visual Storyteller, a role she created for herself here at Intel. Through a variety of methodologies, Sarah works with groups across the company to change the way we think about work. By tapping into the innate creativity our employees through strategic art, play theory, and targeted facilitation, Sarah guides teams to creative solutions to business challenges. Some of her favorite tools include LEGO® SERIOUS PLAY®, graphic facilitation, and whiteboard animation.

×


Learn about joining the UXL Foundation:

Join now